Tweakers maakt gebruik van cookies, onder andere om de website te analyseren, het gebruiksgemak te vergroten en advertenties te tonen. Door gebruik te maken van deze website, of door op 'Ga verder' te klikken, geef je toestemming voor het gebruik van cookies. Wil je meer informatie over cookies en hoe ze worden gebruikt, bekijk dan ons cookiebeleid.
ASML · Standplaats: Veldhoven · 30 oktober 2019
ASML is an innovation leader in the semiconductor industry. Find out what we do and why we do it.
There's value in being ahead of the curve. Learn how we make technological advances and generate opportunities.
We release annual and quarterly financial results to ensure investors, both current and potential, are kept informed.
LabVIEW test engineer for electrostatic wafer clamping
Research & development
In a nutshell
Research & development
Electrical engineering, Mechatronics, Mechanical engineering
Are you our new skilled and creative brain who goes the extra mile to solve challenging technical puzzles related to our clamp qualification and test equipment? If so, we are looking for you!
As a test engineer in the EUV wafer clamping group you will be part of our electrostatics team. Within this team, very specialized test equipment is maintained, improved and developed. With these experimental test setups we improve our understanding of how clamps truly work and we can qualify new designs. These setups are complex, state-of-the-art vacuum test setups packed with intelligent sensors and mechatronic systems to measure crucial characteristics of our wafer clamps.
Your in depth knowledge on vacuum hardware technology and software that controls this hardware together with your drive to continuously improve makes you an indispensable player in our team.
As a test engineer for electrostatic wafer clamping you :
Bachelor or Master in Electronics, Applied Physics, Mechanical Engineering, Optics or Biomedical Engineering.
Context of the position
Within ASML the business line EUV is responsible for the development of ASML EUV scanner and source. The wafer clamping group is responsible for development and delivering qualified electrostatic clamps which clamp the wafer onto the wafer stage. Wafer clamps are crucial to make lithography happen against the ever demanding specs on overlay, focus, and throughput while ensuring high availability. The holder of this position reports to the Group lead Wafer Clamping.
This position requires access to U.S. Controlled Technology.
We offer you a position in a team that consists of skilled, motivated people that have a passion for technology. At ASML we push capabilities of our technology to the level that is considered to be impossible by external experts. We also have a huge drive to truly understand what's physically happening on the nanometer scale that we are examining. Though we stay pragmatic as our customers need real solutions, not just theories. Do you see yourself in this picture?